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ABSTRACT: 
The rapid scaling of integrated circuit requires further shrinkage of lateral device dimension, which 
correlates with pillarthickness in vertical structure. This paper investigates the effect of 
pillarthicknessvariation on verticaldoublegateMOSFET (VDGM) fabricated using obliquerotating ion 
implantation (ORI) method. For this purpose, several scenarios of silicon pillarthicknesstsi were 
evaluated for 20–100 nm channel length. The source region was found to merge at pillarthickness below 
75 nm, which results in floating body effect and creates isolated region in the middle of pillar. The 
vertical devices using ORI method show better performance than those with conventional implantation 
method for all pillarthickness, due to the elimination of corner effect that degrades the gate control. The 
presence of isolated depletion region in the middle of pillar at floating body increases parasitic effect for 
higher drain potential. By further reduction of pillarthickness towards fully depleted feature, the 
increase in gate-to gate charge coupling improves the performance of ORI-
basedverticaldoublegateMOSFET, as evident in near-ideal swing value and lower DIBL, compared to the 
partially depleted and body-tied device. 
